Archive - Delayed Branch

Sapphire Rapids Core-To-Core Latency

In my previous post, I covered the latest generation of AMD CPUs (Rome + Milan).

Aug 7, 2023 •

June 2023

AMD CPU Topology - Rome + Milan

Last time we covered Intel CPU inter-core interconnect topologies from the Cooperlake and Ice Lake server products.

Jun 3, 2023 •

May 2023

Intel CPU Die Topology

Over the past 10-15 years, per-core throughput increases have slowed, and in response CPU designers have scaled up core counts and socket counts to…

May 28, 2023 •

September 2022

The Curse Of Complexity

Sep 2, 2022 •

July 2022

Software Performance: System Optimizations

Jul 11, 2022 •

Software Performance: Generic Tricks

Avoiding Unnecessary Work

Jul 3, 2022 •

June 2022

Software Performance: Cache Locality And Allocation

Jun 26, 2022 •

Curated C++ Learning Resources

Jun 23, 2022 •

Software Performance: Cache Coherency And NUMA

Cache Coherency

Jun 14, 2022 •

Software Performance: A Statistical Lens

Jun 13, 2022 •

#nojs-banner { position: fixed; bottom: 0; left: 0; padding: 16px 16px 16px 32px; width: 100%; box-sizing: border-box; background: red; color: white; font-family: -apple-system, "Segoe UI", Roboto, Helvetica, Arial, sans-serif, "Apple Color Emoji", "Segoe UI Emoji", "Segoe UI Symbol"; font-size: 13px; line-height: 13px; } #nojs-banner a { color: inherit; text-decoration: underline; } This site requires JavaScript to run correctly. Please turn on JavaScript or unblock scripts